In this paper design of low voltage low power A fully recycling folded cascode amplifier is designed mostly all trasistors are in subthreshold region which allowes low voltage with low power dissipatioon.The proposed amplifier designed using possitive feedback technique. The proposed amplifier gives good performance over that of the conventional folded cascode (FC) amplifier. This amplifier implemented in cadence virtuoso 180nm CMOS technology and operated with a 600mV supply voltage, 900fF capacitor load. The proposed FRFC amplifier achieves 73.5dB DC gain (73.5 dB versus 55 dB) and better phase margin as 56 degrees. The amplifier consumes 7µW which make it suitable for low power bio medical applications.
INTRODUCTION
Operational Amplifier is an integral part of many analogue and mixed signal systems. An amplifier whose differential input voltage produces an output current. The design of amplifier continues to face challenge as the supply voltage and transistor length scale down with each newer generation of CMOS technologies. To address the issue of power efficiency, amplifier is used. Operational amplifiers are extensively used in analog and mixed signal integrated circuits such as filters, data converters and many other applications. Among many amplifiers architectures, folded cascode amplifier is faster and give better transconductance response so it give more gain than the multi stage amplifiers. The input differential pair is the main part of operational amplifier. An amplifier means they can amplify signals in certain ratio of input to output. The ratio is commonly referred as the gain of the operational amplifier. They can be mostly used to amplify weak electrical current signals to strong electrical signals in radio, TV, and many other electrical devices.. In this paper, folded cascode amplifier with positive feedback technique is used to get good performance than the normal folded cascode amplifiers. These amplifiers are operated in ±600mv of supply voltage so transistors of amplifiers are operated mostly in subthreshold region. Subthreshold or weak inversion region means gate to source voltage is below the threshold voltage. Subthreshold region have more importance now a days because due to subthreshold the supply voltage is scaled down continuously. In sub threshold region, MOSFET has low saturation voltages to get larger output voltage swing. For this subthreshold region we get the more gain and consumes less power than the active region. This amplifier consumes <8µW of power and open loop gain = 73dB is verified by the 0.18µm CMOS technology. . This paper organized as follows. In Section II describes folded cascode structures those are folded cascode amplifier and recycling folded cascode amplifier. Section III describes proposed amplifier i.e., fully recycling folded cascode amplifier. Section IV demonstrates simulation results and discussions. Section V shows comparative analysis with conventional ones. Finally conclusion is presented.
FOLDED CASCODE AMPLIFIERS
Folded cascode architecture is used for high swing and high gain with low power consumption. This op-amp uses cascodeing in the output stage. It exhibits good gain and output voltage swing, slew rate, power consumption than the two stage operational amplifier. Folded cascode amplifier has more transconductance so the dc gain is more and the common mode rejection ratio is also high, and it is easier to stabilize, since single high impedance node at output stage. In the above schematic the transistors M1,M2 are differential input pair. Current source is connected at M01, M0 transistors. M4, M5, M6, M7 transistors act as current mirror. Two bias voltages is given to M5, M6 and M3, M4. 
FULLY RECYCLING FOLDED CASCODE AMPLIFIER
In FERFC M9&M10 as driving transistors, a cross over connection between Mb3& Mb4 with M9 and M10 established. To maintain amplifier as single ended architecture M11 and M12 are added. Ma3, Mc1, Mb3 act as high speed current mirrors in this a compensation resistor is used to maintain amplifier as more stable. The following schematic shows the fully recycling folded cascode amplifier. The amplifier's transconductance (Gm) is found by calculating short-circuit current at the output with regards to the input. As mentioned previously, the M1 is the twice the size of Ma1 and conducts twice the amount of current (gm 1 =2gm a1 ). In the above schematic sinusoidal signal applied as input signal to differential input pair. Current source is given as 6µA. Transistors M1a, M1b, M2a, M2b introduce positive feedback and increase effective transconductance.
RESULTS AND DISCUSION OF FULLY RECYCLING FOLDED CASCODE AMPLIFIER
Simulation Results of the above circuits using Cadence Virtuoso simulator are Layout must be drawn according to strict design rules. After you have finished our layout, an automatic program will check each and every polygon in the design against these design rules and report violations. This process is called Design Rule Checking and must be done for every layout to ensure that it will function properly when fabricated. The next step is to compare the net list extracted from the layout with the schematic to ensure that layout drawn is an identical match to the cell schematic. In this paper, The design of a low power and high gain CMOS Folded cascode amplifier is proposed, which can be used for bio-medical and low power applications. This design is carried out in CMOS 180nm technology, with the supply voltage of 600mv. The circuit is operated in sub threshold region. The standard current mirror circuit is connected to make the current constant irrespective of the output load. This amplifier gives gain of about 73dB with the effective CMRR of 103dB and phase margin 56deg with low power consumption of 7µwatts.
COMPARATIVE ANALYSIS AND CONCLUSION

